Abstract-Cache performance is strongly influenced by the type of locality embodied in programs. In particular, multimedia programs handling images and videos are characterized by a bidimensional spatial locality, which is not adequately exploited by standard caches. In this paper we propose novel cache prefetching techniques for image data, called neighbor prefetching, able to improve exploitation of bidimensional spatial locality. A performance comparison is provided against other assessed prefetching techniques on a multimedia workload (with MPEG-2 and MPEG-4 decoding, image processing, and visual object segmentation), including a detailed evaluation of both the miss rate and the memory access time. Results prove that neighbor prefetching achieves a significant reduction in the time due to delayed memory cycles (more than 97% on MPEG-4 with respect to 75% of the second performing technique). This reduction leads to a substantial speedup on the overall memory access time (up to 140% for MPEG-4). Performance has been measured with the PRIMA trace-driven simulator, specifically devised to support cache prefetching.
I. INTRODUCTION

M
ULTIMEDIA workloads are leading the design of modern computers, since high performance in executing multimedia applications is mandatory. To this aim, memory access performance proves particularly critical, since the speed gap between processors and memories still tends to increase.
Cache memories improve memory access performance by allowing the exploitation of temporal and spatial data locality. However, spatial locality can actually be exploited only if the storage organization in the cache mirrors the memory access schemes embodied in programs. This requirement is often not satisfied for multimedia data, such as images or videos. In fact, image programs are characterized by a peculiar access locality, that we call two-dimensional (2-D) spatial locality, since images are structured as bidimensional arrays and whenever the CPU accesses a single data item, a high probability exists to access logically adjacent data items in both vertical and horizontal directions.
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M. Most algorithms for image compression, noise filtering, and image analysis process two-dimensional pixel blocks (e.g., MPEG typically uses 8 8 or 16 16 pixels blocks), thus exhibiting both horizontal and vertical spatial locality. Since standard cache architectures are based on blocks preserving horizontal spatial locality only, in multimedia programs a large amount of compulsory misses in accessing image data has been reported [1] - [3] . Enlarging the cache size is not the right solution, since it decreases only conflict or capacity misses, and even increasing the block size improves exploitation of horizontal locality only. It is possible to alter also the order of memory references in the algorithms in order to achieve a decreased number of misses. However, we aim to describe a general technique that does not require instruction reordering.
For enhancing cache performance, prefetching techniques have been deeply explored. Cache data prefetching consists of inserting data into the cache before they are requested by the current instruction, so as to limit or eliminate the waiting time due to compulsory misses. Prefetching can be implemented mainly in either hardware or software. The main advantage of hardware implementations is that prefetching can exploit program information available only to the hardware, such as the fact that a memory reference results in a hit or a miss. The main drawback, instead, is that hardware implementations are more limited than software implementations in terms of timing and computational resources. However, the recent increase of on-chip resources has made hardware prefetching more appealing, and therefore in the scope of this paper we will concentrate on hardware techniques [4] - [6] . A detailed analysis of hardware implementations of cache prefetching is found in the paper from Tse and Smith [4] . For hardware techniques, two main directions have been explored: static and adaptive (or stride-based). Static techniques are directed toward prefetching one or more blocks, based on a static assumption of probability; adaptive techniques analyze history of strides (the stride is the difference in address between two consecutive accesses made by a same instruction) to predict the most useful blocks to be prefetched. The former approach achieves high performance on vector data, and this results in a good performance improvement also on image data, since at least the horizontal locality is used. The latter is good for programs working on data with regular memory access schemes. For this reason they have been proposed for multimedia programs, too [2] , [7] - [9] .
In fact, many multimedia image and video processing programs are regular in memory access: think for instance of the basic convolution-based filtering, where all the image points are raster scanned and processed by a coefficient mask. Nevertheless, some multimedia programs are not regular, since the computation is data-dependent. Typical examples are contourtracing algorithms, region-growing segmenters, or labeling operators, used to extract visual objects from images (visual objects are supported by MPEG-4 and MPEG-7). In these cases, even stride-based techniques are not adequate: as we will show in this paper, their performance can be outperformed by some specific techniques optimized for prefetching image data.
For these reasons, this work aims to analyze performance of prefetching techniques on a significant multimedia benchmark with different access schemes to image and video data. The goal is to prove that a significant speedup can be achieved by using prefetching techniques, and especially by some innovative and image-oriented prefetching methods that we present in this paper. In particular, we propose two new static techniques, called neighbor and eight-step neighbor prefetching that outperform other prefetching techniques both in terms of miss rate and memory access time improvement. In [10] , we introduced the neighbor prefetching and compared it with other well-assessed prefetching techniques in terms of eliminated cache misses only. In this paper we extend the performance evaluation to temporal analysis, since the most relevant performance figure in this context is the achievable reduction in terms of memory access time.
The paper is structured as follows. Sections II presents related works on cache prefetching, including the main proposals for image and multimedia workloads. Section III describes the prefetching techniques compared in this paper, including the novel neighbor prefetching techniques. Section IV outlines the multimedia benchmark used for performance evaluation. Section V describes the temporal model used for timing evaluation and the simulation environment. Section VI presents the performance results in terms of cache misses and improvement in memory access time on the benchmark's programs; the impact of line size, cache size and miss penalty is shown, too. In the conclusions, the relevant aspects of our work are briefly sketched and the main results achieved commented.
II. RELATED WORKS
In this section, we aim to present a brief overview of the most relevant works addressing cache prefetching. Most papers in the literature address general-purpose workloads, but cache prefetching techniques have been evaluated also for some multimedia programs; for instance, results are proposed by Zucker et al. in [7] , [9] for MPEG-2 decoder and encoder programs and by Pimentel et al. in [8] for the median algorithm, used to produce noninterlaced frames from videos with interlaced frames. In this work, we extend the analysis to a larger and more complete (in the sense that it covers different image data access schemes) multimedia benchmark oriented to image and video processing.
In cache prefetching, the two main directions of static and adaptive techniques have been investigated. The basic static prefetching method is known as One-Block-Lookahead (OBL) [11] (also called always prefetch in a more recent work [4] ). With OBL, every time a reference to block is made, a lookup in the cache is issued for block ; if the block is absent, it is prefetched. Many other OBL-based solutions have been proposed; amongst them we cite those based on stream buffers [7] , [12] , [13] , that prefetch one or more blocks following block in another level of the memory hierarchy, i.e., the stream buffer. The implicit assumption of all static techniques is that, given the spatial locality, block has a high probability to be referenced in the near future, and that scheduling its prefetching on the first reference to block grants adequate timeliness. These assumptions are correct, and testified by many simulations, especially when arrays are accessed. In this paper we show that they are justifiable for image data too, when pixels of an image or a video frame are evaluated and processed one by one in raster-scan mode (i.e., row-by-row). Nevertheless, whenever programs exhibit 2-D spatial locality, we will show that prefetching performance can be improved with respect to that of OBL, since it does not exploit locality in the vertical direction.
The other main direction for prefetching is that of adaptive techniques. Adaptive techniques take into account some form of adaptivity in order to achieve a better prevision than that represented by block . The idea is to induce block reference probability by recent references history, and is promising for programs with regular memory access schemes. A basic algorithm computes the stride, i.e., the address difference between the last two memory references made by a same instruction, and adds it to the address of the last memory reference to obtain block prevision. Fu and Patel in [14] proposed the use of an associative memory, called the Stride Prediction Table ( SPT), to store stride information. Chen and Baer in [6] proposed the use of a Reference Prediction Table ( RPT), similar to the SPT, but with an added state machine to assert if the prediction can be trusted (correct) or not (incorrect). Selecting strides useful for prefetching is often referred to as stride filtering. Other proposals combine static and adaptive techniques in order to receive benefits from both the approaches: in [15] , a stride predictor is combined with a stream buffer and a voting scheme is used to decide whether the stream buffer or the stride predictor must be used. Finally, other authors propose more complicated forms of adaptivity (as in [16] ), but we expect them to be too demanding in hardware resources to be feasible in hardware, and therefore did not use them for comparison in this paper.
In this work we consider image data only, i.e., the regular array-based structure used for referencing pixels in an image or in a video frame. Hence, we evaluate the performance of a possible data cache for image data only. Several studies refer to the performance improvement that can be achieved by further splitting the data cache for scalar and vector data types [17] or for temporal locality and spatial locality [18] , [19] . In [9] , a stream cache separated from the main cache is used to store data accessed with regular strides. Just as many authors suggest the use of a separate cache for vector data, we suggest the adoption of a special cache for image data since this choice, together with a specific cache replacement strategy, reduces cache misses in the very frequent accesses to image data [20] . Although the addition of a further dedicated cache in modern general-purpose processors is not very likely, this may not be the case for multimedia processors which could significantly benefit from the results reported in this paper.
The primary metrics typically used in the literature for cache performance evaluation are the miss rate and the efficiency expressed as the fraction of eliminated misses [6] , [7] , [9] , [10] . These metrics are useful for an initial evaluation of prefetching techniques because they focus on cache performance independently of system parameters. Nevertheless, as clearly stated in [4] and [5] , performance analysis must address the execution time. Tse and Smith in [4] proposed a system-level analysis of the impact of prefetching on system performance by way of an accurate cycle-by-cycle execution simulation. The main metric used is the MCPI, defined as the total memory access penalty due to delayed memory cycles divided by the total number of instructions executed. This figure includes all aspects which can be influenced by prefetching, while at the same time excluding all those which cannot. To the purpose of comparison, the metric used in [4] is actually the relative MCPI, expressed as the ratio between the MCPI with and without cache prefetching. Hennessy and Patterson in [5] use instead the average memory access time (AMAT), which includes also the time due to nondelayed memory cycles, and is divided by the number of memory references. The AMAT is expressive of the overall impact of memory access. In this work, we report results with metrics equivalent to the relative MCPI and AMAT for a wide range of system parameters such as the prefetching technique, cache size, miss penalty, and others.
III. PREFETCHING TECHNIQUES
As previously stated, we divide prefetching techniques in the two main categories of static and adaptive prefetching. To the purpose of comparison, in this paper we use OBL as reference for the static techniques [4] , [6] , and the stride-based prediction technique [9] as the reference for the adaptive class (called SPT for short in the following). In [10] , we explored also more sophisticated adaptive techniques based on some form of stride filtering (2-delta filters, [21] ), but performance achieved didn't prove significantly different from that of the basic scheme, and therefore are not reported in this paper.
In OBL prefetching, every time a memory reference is made, a lookup in the cache is performed for the block that follows the currently referenced one in memory. If we call the current address and the current block address, i.e., the memory address without the byte offset field, the block address of the looked-up block will be (see Table I ). If this block is absent from the cache, its prefetch is issued. Thanks to the lookup, the actual prefetching of data is performed only if it is not already in the cache, thus avoiding useless bus occupation.
In adaptive prefetching, every time a memory reference is made, a lookup in the SPT is performed. If there is a hit, a lookup in the cache is performed at the address (by calling the computed stride). If this block is absent from the cache, its prefetch is issued.
In this paper, we propose to explicitly explore the 2-D spatial locality in images by a new approach called neighbor prefetching. To this aim, we give definitions of three algorithms, called basic, first-reference, and eight-step neighbor prefetching, respectively.
Definition 1: The basic neighbor prefetching, at each memory reference, attempts to prefetch all blocks containing data in the nearest-neighborhood of that currently referenced; we assume a neighborhood of 3 3 blocks that are called 8-connected blocks; for each block belonging to the 8-connected set that is not in the cache already, a prefetch is issued.
For the sake of clarity, see the sketch of Fig. 1 . Let us assume image pixels are stored row-by-row, and divided in blocks of the same size of cache blocks; the 8-connected blocks contain pixels adjacent in both vertical and horizontal directions.
In basic neighbor prefetching, every prefetching stage consists of eight lookups and issued prefetches, with ( if all the 8-connected blocks are already present in the cache). The block addresses of the looked-up blocks are shown in Table I , with reference to the address and where is the number of bytes in an image row. Neighbor prefetching mirrors the way data are accessed by many image processing algorithms, including both raster-scan and data-dependent ones, and thus promises a general improvement in 2-D spatial locality exploitation. At the same time, potential drawbacks of this approach are evident: i) it carries a substantial increase of the lookup pressure and ii) potentially issues a higher number of prefetches. The first effect can be limited by an adequate cache architecture. We assume a highly efficient lookup mechanism, with a multiple-port tag directory and pipelining with prefetch issuing, so as to consider the lookup time negligible. We also introduce two modifications to the basic neighbor prefetching, reducing both the lookup pressure and the number of issued prefetches.
We consider the sequences of memory references made all to a same block. A sequence starts with the first reference to a block and ends with the first reference to a different block (not included). Therefore, a generic sequence can range from one reference only up to an unlimited number of references. However, in the tested applications, sequences are typically in the order of a few units. The idea is to reduce the amount of prefetching by scheduling the prefetching activity not on all the references but only on the first reference of each sequence. The rationale of first-reference neighbor prefetching is that if a block is prefetched at this stage, it will not be substituted in the cache in the sequence access, making it unnecessary to check for its presence during next references to the block in the same sequence.
Definition 2: In first-reference neighbor prefetching, the prefetching activities are scheduled at the first reference only of each sequence of references.
First-reference neighbor prefetching minimizes lookup costs, accounting for them just once for each block referenced. Nevertheless, drawback ii) remains on the first reference, when a high number of prefetches could be issued all together, with a potentially long completion time. In order to improve this aspect we define a modification for distributing the prefetches over time along the sequence of references to the same memory block.
Definition 3: In the eight-step neighbor prefetching, at each memory reference of a sequence of references to a same block, at most one prefetch is actually issued.
We can more precisely describe this method with a simple algorithm. Let us call block one of the 8-connected blocks of the currently referenced one, with as in Fig. 1 Every time the program changes the referenced block, the direction #1 is looked-up. If the data is already present in the cache the following block within the neighborhood (in the clockwise direction) is checked. This process continues until either the data is not present in the cache or the whole neighborhood has been checked. The next reference to the same block will restart the process from the last direction checked. The idea is to more effectively distribute the prefetching activity over time.
Block #1 is used for the first lookup (like in OBL) since it is that with the highest static probability of access (experimental evidence is given in Sections IV). The clockwise direction is a heuristic rule tuned in raster scan processing, since data belonging to block #2 should be absent from the cache and thus its prefetching ought to be scheduled before the others. Therefore, for each reference of a sequence of references to a same block, the eight-step neighbor prefetching performs a number of lookups (with ranging between 0 and 8) until a miss occurs; the number of lookups in the same block cannot exceed the number of 8, like in first-reference neighbor prefetching. Moreover, the eight-step algorithm performs at most one prefetch for each reference, thus avoiding long prefetching latencies.
In neighbor prefetching, in order to enable the prefetching mechanism, the memory address must be associated with the correct image row size in bytes,
, by way of a mapping function. For implementation of the mapping function, we refer to modern programming languages such as C, C++ and Java and we assume that image data are declared as either static or dynamic 2-D arrays (or objects derived from 2-D arrays). For static variables, the information can be extracted by the compiler from variable declarations and stored in a special symbol table; the mapping function can then be initialized at run time from the special symbol table. For dynamic variables, the information can be stored in the mapping function at allocation time.
In either cases, the extracted information must then be made available to the prefetching unit. In our implementation, the prefetching unit is enabled to query the mapping function to retrieve from ; in order to improve the efficiency of this mechanism, the most recent associations are assumed to be cached in the prefetching unit.
IV. MULTIMEDIA BENCHMARK Multimedia programs exhibit a different locality in data access depending on the data type: numerical data and text are accessed with standard spatial/temporal locality schemes, while audio is often processed with a stream access showing a strong one-dimensional (1-D) spatial locality. Instead, in image and video processing a wide variety of memory access schemes is used, often depending both on programs and data themselves. Unfortunately, no generally accepted benchmark exists for multimedia image and video processing yet. Therefore, we selected a kernel of basic programs that are commonly adopted in image multimedia tools, as in other works on multimedia performance evaluation [7] , [22] : the set includes image and video decompression programs and common programs for image manipulation, characterized by different data access schemes. Thresholding ( ) is the pure raster-scan data access, since pixels are loaded and processed one by one, row by row. In particular, it consists of a simple comparison between the pixel value and an assigned threshold.
Image convolution ( for short) is the basic algorithm for image processing; it consists of processing each image pixel by convoluting pixels of its bidimensional neighborhood with a coefficient mask. Examples of programs based on convolution are filtering for noise cleaning, image enhancement, edge detection, and template matching. Image is evaluated in raster-scan mode and the algorithm execution and data access are not data-dependent; a substantial amount of strictly 2-D locality is embedded in processing each pixel and its neighborhood. In many papers addressing performance evaluation in image processing [2] , [7] , [23] , convolution is included in the basic benchmark.
Chain code ( ) is included as a typical data-dependent image processing program characterized by an unpredictable 2-D spatial locality. It is a propagative algorithm, since the computational flow is propagated along the image, in an a priori unknown direction depending on the data themselves [24] . The program we used is a standard edge tracing algorithm that scans objects' contours and can be used for encoding objects' geometric properties [24] - [26] , including shape encoding for MPEG-4 [27] , [28] . In edge tracing, the direction of the next pixel to be used depends on the image and its edges, and therefore the address of the next memory reference is data-dependent.
The benchmark includes also standard video decoders. MPEG-2 decode is the typical benchmark for multimedia processors, since it is currently the most spread multimedia program, both for video streams and files [1] , [6] , [27] - [30] . MPEG frames are of three different types: I (only spatial compression in JPEG style), P (forward-predicted), and B (forward-backward predicted). Typically MPEG sequences are periodical repetitions of a same type pattern, like for instance the standard IPBBPBBPBBPBB (MPEG videos used in the tests); when the pattern is IIIIIII, the decompression (called in Table II) consists only of JPEG decoding of a sequence of frames (sometime called also MJPEG or M-JPEG type). MPEG-2 performs a variable-length decoding and inverse quantization of Discrete Cosine Transform (DCT) coefficients, Inverse DCT (IDCT) computation, and motion compensation, mostly operating on 8 8 and 16 16 pixel blocks. For the tests we have used different MPEG data, selected from standard movies with different type pattern, image size and number of frames (files and address traces are available at http://imagelab.ing.unimo.it/imagelab/res_cache.html). In particular, the first two (Frisco and Pirates) are MJPEG and are described in Table III , while the others (Waterski and FlowerG) are MPEG movies with sequence pattern IPBBPBBPBBPBB and are described in Table III. Finally MPEG-4 decode ( ) has been included as an example of the recent audio and video compression standard, ISO/IEC 14 496 [27] . MPEG-4 standard defines the basic coding structure for managing media objects, and among them Visual Objects (VOs) as meaningful individual parts of images that are coded separately. VO decoding requires more image planes to be decoded for each VO, one for the shape (or alpha plane) and one for texture information. In this work we use the MPEG-4 decoder from CSELT, developed according to standard specifications [27] . Tests are reported for a video example, whose features are summarized in Table III ; note that the trace from only four frames results as being so large as to contain more than 23.4 million memory references and, for this reason, we limit our study to few frames. Nevertheless, the behavior of the program and the data access pattern do not change significantly when considering more frames.
The source code of the programs selected are the following: 
B. Impact of the Workload on Cache Architecture
In this work, we analyze the impact of cache architecture for accessing image and video data type (that we call 2-D data) and we propose new cache prefetching techniques for a dedicated 2-D cache, containing only 2-D data. Instead, no improvement is needed for the conventional cache containing other data types (that we call for short, although improperly, scalar data) such as text, audio, numerical data, and so on. This is due to the fact that the impact of memory accesses to image data is significantly more critical than that to other data in multimedia image processing applications. Table IV reports a comparison of the number of memory accesses to 2-D and scalar data ( and Scalar columns respectively) and the number of misses and miss rate without any prefetching approach for a 2-D and conventional caches of 32 KB each, two-way set-associative, with 32 bytes/line. Table IV refers to the following  algorithms: and on a 512 512 image, Chain on a 352 240 frame of the FlowerG Video reported in Table III,  and  programs for videos of Table III and decode. Table IV shows that the number of scalar references is normally higher than that of 2-D references (apart from ) but, conversely, the scalar miss rate is nearly zero in all cases. This means that the standard locality is already perfectly caught by a conventional cache and that no further effort is justified to reduce it any more (especially if interference with 2-D references is avoided, as we grant by using a separate cache for image data). Instead, the 2-D miss rate is two orders of magnitude greater than the scalar one on average. This proves that the locality of 2-D references is not caught by conventional caches as accurately as other data. Therefore, it could be convenient to explore different prefetching techniques based on a separate cache, in order to achieve better performance while granting less interference with data exhibiting different locality.
Raster-scan algorithms, such as and , allow for static prediction of cache misses, that are mainly of the compulsory type (if the convolution mask radius is limited). Thus, cache performance in terms of miss rate could be strongly improved with data prefetching techniques. Moreover, convolution programs suitably match standard cache architecture in terms of temporal locality, which arises from the large reuse of pixels in a neighborhood (in fact, Table IV shows that has the lowest 2-D miss rate).
Conversely, has been included as an example of image computation that potentially does not benefit from standard cache techniques since it exhibits unusual and nonpredictable spatial locality. From a data access point of view, propagative algorithms show the same bidimensional spatial locality of the raster-scan ones and at the same time the impossibility of predicting the data access. Moreover, the temporal locality is difficult to emphasize, because points involved in the neighbor computation may be used in the future, but perhaps only after long computation and thus capacity misses probably occur. For instance, Fig. 2 shows that when the P pixel is referenced, the other pixels loaded in cache (of the same blocks) could be unused or, as in this case, used after a long processing time; therefore spatial locality is not exploited and the data loaded in cache do not have adequate timeliness.
Nevertheless, has an embedded 2-D data locality that can be measured: we profile memory accesses to image data structures based on a simple measure of spatial locality given by the difference between the current and the following memory address made by a same instruction (i.e., the stride). In the histogram of Fig. 3(a) , a large amount of strides equal to and testifies the standard 1-D spatial locality (i.e., the pixel accessed is adjacent to that previously accessed in the forward or backward direction, respectively), but a large number of strides equal to 352 and 352 indicates that the block of pixels belonging to the previous and following rows (image is 352 240) is accessed with a 2-D spatial locality.
The and programs are dominated by operations on image blocks (8 8 pixels) or macroblocks (16 16 pixels), thus exhibiting a strong 2-D data locality. MPEG2 decoding typically carries a high number of cache misses [4] : obviously, a large part are compulsory misses, if no prefetching is used. Moreover, due to the relatively large mask size, the large 2-D locality causes a number of cache conflicts as well. The 2-D miss rate depends on the image format and compression but is the same order of magnitude for the same MPEG format: in our case is about 2.8% for JPEG videos and 1.4% for MPEG2 (see Table IV ). Contrary to what expected, MPEG2 has a lower miss rate than JPEG. This has been confirmed by our former experiments in which the locality of the MPEG2 decoder has been studied: the results of these experiments are not reported in this paper, but they demonstrate that MPEG2 shows higher re-use of the pixel's neighborhood and thus achieve lower miss rates.
The performance improvement achievable by reducing the 2-D miss ratio depends on the amount of the 2-D references with respect to the overall amount of memory references; in our workload, for the MPEG applications, for instance, the percentage of 2-D references vary between about 3% and 30%. Fig. 3(b) reports the stride histogram for the Waterski video. The dominant stride value is 1, which means that the greater part of memory accesses are performed in raster-scan order. However, some other non-negligible stride values are concentrated around values corresponding to pixels of a same 8 8 (16 16) block belonging to the previous and following rows, thus providing the 2-D data locality.
Finally, the program is more complex since many image planes for each VO are processed with a large number of dynamic image data allocations. It computes the same Inverse DCT as the MPEG-2 programs but it must also decode alpha planes for the VOs' shape information. decoding exhibits a very high 2-D miss rate that is of 5% in our test (see Table IV ). By assuming that most of the misses are compulsory, all the benchmark programs should benefit greatly from adopting aggressive prefetching techniques.
Miss rates of multimedia applications cannot be considered negligible in general: in our workload the 2-D miss rates vary in a range of 1-5%, but strongly depending on the cache size and configuration; miss rates of up to 20% have been reported by other authors for some cache configurations [3] .
V. ARCHITECTURAL AND TIMING MODEL
In this section, we describe the architectural and timing model used to evaluate results by means of temporal analysis. We simulate a RISC processor with an ideal single pipeline allowing a standard one clock-per-instruction execution and a reference memory architecture with a specific cache for image data (2-D cache) as well as a standard data cache for other data (scalar cache). Simulations are based on the following assumptions [31] :
• The 2-D and scalar caches can be accessed separately, without interference.
• The size of the 2-D cache is assumed 32 KB (1 K lines of 32 bytes each, two-way set-associative), that is a typical size for an L1 split cache. In addition, we report performance also for different cache sizes (both smaller and larger).
• The 2-D cache is not multiple-ported, i.e., only either one miss or one prefetch can be sustained at a time.
The hit penalty is assumed null for simplicity, i.e., , included in the instruction execution, while miss and prefetch accesses have the same penalty for the line fill. In addition, we report performance also assuming higher miss penalties.
• The lookup time, i.e., the time to access the cache tag directory, is assumed null; this is a simplifying assumption which does not affect the significance of simulation results. In particular, for neighbor prefetching we assume a multiple-ported tag directory which can sustain multiple lookups at a time.
• Misses are blocking (or synchronizing) events for execution, meaning that when a miss happens, execution must wait the miss line fill completion before starting again. Moreover, any prefetching activity scheduled is completed before serving the miss. Hence, if the prefetching completion loads in the cache the data required by the miss, no miss line fill is then issued. This mechanism is called lookahead miss inquire, i.e., when a miss occurs, the current prefetching queue is tested and a line fill is performed only if queued prefetches are not already loading the data which caused the miss, thanks to the lookahead miss inquire.
• Instead, prefetches are obviously nonblocking events for execution, i.e., can be accomplished in parallel with instruction execution and their penalty could be hidden by execution of other instructions.
• In our architectural model, we assume in-order execution, since this is the typical execution model of several processors used for multimedia applications such as for instance the Philips Trimedia and the Texas C6000. Modern general-purpose processors are based on out-of-order engines which can more effectively tolerate the effect of cache misses.
The total execution time is computed according to this model. We account a time (the basic one-clock execution time) for completing each instruction with no memory reference or with a memory hit access. If an instruction causes a miss, we account an additional execution time of . If an instruction causes a prefetch, prefetching is performed in parallel with instruction execution, and no time is accounted for prefetching in addition to that of instruction execution. In case instruction execution causes a miss while a prefetch is performed, the prefetching activity is completed before serving the miss; for completion of prefetching we account an additional execution time , where is the fraction of covered by overlapping. If further prefetches were already scheduled in the prefetching queue, they are completed and a time is added for each of them to the total execution time. The time for the miss line fill is counted only if the prefetches in the prefetching queue have not already loaded in the cache the data required by the reference which caused the miss.
In this work, performance were measured by using tracedriven simulation.
Traces are collected by using the tracer Spy [32] and processed using our simulator, called PRIMA (PRefetching IMproves Multimedia Applications), evolved from ACME [33] simulator: we integrated a support for dealing with prefetching and 2-D caches; then, we extended it to perform temporal simulation ( [34] ).
VI. PERFORMANCE RESULTS
Using the architectural model and the benchmark defined, we measured the performance achieved using caches without prefetching, comparing well-known prefetching methods (OBL and SPT) with the new neighbor-based ones.
A. Number of Misses
The number of misses is an important parameter for estimating the efficacy of a prefetching method, since an effective prefetching method will assess a high miss reduction. In addition to the miss number, an expressive measure to the aim of comparison between the different prefetching techniques is the fraction of misses eliminated. We call it miss-based efficiency of the th prefetching method, , defined as (1) where is the number of misses without prefetching. This miss-based efficiency ranges between 0 and 1 (but could be even negative in case of ineffective prefetching) and tends to 1 when prefetching achieves the highest performance, that is its (i.e., the number of noneliminated misses) tends to 0. Table V and Fig. 4 show, respectively, the number of misses and the efficiency (in percentage) for the four considered prefetching techniques on the test programs, for a 2-way set-associative cache of 32 KB with 32 bytes per line.
Results confirm that exploiting horizontal spatial locality only (as OBL does) is not an effective solution: in fact the number of misses with OBL prefetching remains non-negligible and the OBL's efficiency is only 75% for , 83-87% for , and is 61.9% only for MPEG4 (see Fig. 4 ). Better results are achieved by SPT prefetching ( is greater than 90% for MJPEG video, is 86-87% for MPEG2 videos and in particular is 97.5% for ). However, the best performance is obtained by both the neighbor-based techniques, with efficiency very close to 100% for most of the programs. If the prefetching mechanism did not introduce any time cost, these results would support the feasibility of including prefetching techniques, especially neighbor-based, in the design of a processor oriented to multimedia image and video processing.
B. Time Analysis
However, the miss number is not sufficient to define execution performance, since many bus transfers are due to prefetches, and if the prefetch number is too high or if prefetch is not enough overlapped with instruction execution, according with the model previously presented, the gain achieved by the miss reduction would be lost due to the prefetching cost [4] .
As a matter of fact, the prefetching techniques issue many prefetching operations, whose number is reported in Table VI ; note however that this number is less than or equal to the original number of misses. For each method the second row of Table VI denotes the number of prefetch cycles that are not completely hidden by instruction executions. In many cases this number is 0: this mean that all prefetches issued are hidden and do not cause any time penalty. Conversely, in other cases (especially for and ) the number of not completed prefetches introduces a non-negligible delay, that depends on the fraction of prefetch cycle that is not completely overlapped (1-OV).
In order to take into account the prefetch cost, we compute the Memory Access Delay Time MADT, as adopted in [4] , [35] . This figure accounts for the delay caused by the access to the lower level of memory hierarchy. Thus, we define MADT as the ratio between the total amount of memory delay and the number of memory reference instructions executed ( ). In absence of prefetching, this quantity is (2) In the case of the -th prefetching (by assuming ), MADT becomes
In (3), accounts for the actual number of misses (i.e., excluding those attempted but not issued thanks to the lookahead miss inquire mechanism), as shown in Table V. is the total number of issued prefetches (see Table VI ), while is the total amount of time saved thanks to the overlap between prefetches and instruction execution ( being the average of all contributions over the whole execution). Therefore, MADT is a more significant performance measure than only the number of misses, since it takes into account also the number of not completed prefetches, weighted by the fraction of not overlapping with other executed instructions. The quantity strongly depends on the prefetching technique. As summarized in Table I , the OBL and SPT techniques schedule a maximum of one prefetch for each reference: therefore the prefetches issued are less than (or at most equal to) the number of references (note that we are considering prefetching on reference). Actually, by comparing Tables IV and VI, it is evident that the number of issued prefetches is just a few percents of the number of references. Instead, in first-reference neighbor prefetching, as discussed in Section III, a maximum of eight prefetches could be issued on the first reference of each sequence of references to the same block; in the eight-step version, eight prefetches (at most) are distributed along the sequence of references to the same block. Since the length of a sequence of references is not known a priori, the neighbor-based techniques could cause a higher number of prefetches and potentially a higher MADT. Instead, by comparing Tables IV and VI, we measured that even for neighbor techniques the number of prefetches actually issued is much less than the number of references. This proves that the locality embedded in the program is suitably exploited by the cache prefetching techniques.
Table VII reports the total memory access delay time (MADT ) for each tested program, or in other words the number of clocks spent for accessing the lower level of memory hierarchy; without prefetching (first row), it measures the miss penalty only and, in the case of a prefetch technique, the sum of both miss and prefetch penalties.
Just as in Section VI-A we defined the miss-based efficiency (1), we can define the MADT efficiency in terms of MADT as (4) This measure has the characteristics of an efficiency, but at the same time is a relative measure equivalent to the relative MCPI of [4] . The measures of , reported in the histogram of Fig. 5 , are similar to the ones of Fig. 4 , but differ for the cost of the noncompletely-overlapped prefetching. In fact, by substituting the definition of (2) and (3) in (4), we have that (5) The second term is the cost of prefetching for the noncompletely overlapped memory accesses. By comparing the graphs of Figs. 4 and 5 we can note that prefetches are totally hidden (and thus ), for , while in other cases ( , , ) this cost is not negligible. The prefetching costs particularly affect the OBL and SPT methods and far less the neighbor methods. On average, the eight-step neighbor prefetching exhibits the best performance: the explicit exploitation of the 2-D data locality allows a better prediction of the data to be prefetched, together with a good distribution over time of the prefetching activity.
An important consideration is that, observing the time measures for , not only OBL but also SPT prefetching exhibits a relatively low efficiency ( is 61.8% and 75.6% respectively). Instead the adoption of neighbor prefetching reveals itself to be extremely beneficial for MPEG-4, proving an efficiency of 97%.
Prefetching actually improves performance in terms of memory access time. This result is not obvious, since prefetching could even worsen the memory access time, in the case where the prefetching activity cannot be completely accomplished in overlap with execution and the number of prefetches is high. The amount of execution time actually saved can be easily deduced from Table VII, if the number of spent clock cycles with a given prefetching method is compared with that of the first row, assessed without prefetching.
Another relevant measure takes into account how much the improvement obtained by prefetching influences the memory access time: this can be obtained by adding up the MADT (which is the average memory access delay time) with the normal memory access time without delay (equal to ). The result is the average Memory Access Time, MAT [5] , defined as (6) and (7) We use the MAT measure to compute the relative percentage speedup of the -th technique with respect to the case without prefetching as (8) The measures in the graph of Fig. 6 show that prefetching achieves a significant speedup even when considering the total memory access time and not the memory delay time only. We can note that the speedup is low with all prefetching techniques for the program since its initial miss rate was very low (0.08%). The speedup is instead about 10% with whichever prefetching technique for a simple raster-scan program as . The speedup becomes relevant for , whose initial miss rate is about 2.8%, since neighbor prefetching reaches the 19.7% of speedup (versus the 14.1% and 18.8% of OBL and SPT). Speedup assesses up to 8% in the best case in our experiments on with eight-step neighbor. More importantly, the eight-step neighbor speedup achieves up to 35% for , which has a considerable 5% of initial miss rate. Moreover, this result has been computed taking into account a relatively low ; in Section VI-D we will show that this speedup is significantly greater for higher values of the miss penalty, exceeding values of 140%.
In conclusion, in the case of algorithms with significant miss rates, such as and, in particular, , the 2-D memory access time improvement is highly relevant. In the case of algorithms with still non-negligible miss rates, such as , and , the time improvement is about 10% with the given cache configuration. Finally, in the case of a simple and regular algorithm with high temporal locality such as , the time improvement achievable by prefetching is heavily limited by the low initial miss rate.
C. Impact of Cache Size
In this section we discuss the impact of cache parameters, mainly cache size, block size, and degree of associativity, on performance of the multimedia programs.
Varying the block size does not particularly affect performance. This is due to the fact that enlarging block size means improving 1-D spatial locality and therefore we should find similar performance improvements as in OBL techniques. An example, confirming this assumption, is in Fig. 7(a) , showing the MADT efficiency on decoder, measured on a cache of 32KB two-way associative (with the time model discussed in Section V) with block size varying from 8 to 32 bytes.
We do not report similar results for the associativity degree, since we proved that this not a critical parameter, since most of the misses were compulsory and not due to conflicts.
From our experiments, the cache size is the most relevant parameter. Fig. 7(b) shows the MADT efficiency measured with different cache sizes (two-way associative cache with 32 bytes per block) for the program. Enlarging the cache size, the performance improves from very small cache (8KB) to medium size cache (32KB); then, a further cache enlargement does not improve performance anymore. However, a significant result is that eight-step neighbor prefetching is able to completely eliminate misses even with caches of small size. This measure can be very useful in cache design for low-cost, multimedia processors, which cannot be endowed with large data caches (for instance, like the Philips TriMedia TM1100 processor, with 16 KB data cache).
D. Impact of the Miss Penalty
The following test analyzes the impact of the miss penalty time on the total memory access time: the higher the penalty, the larger the impact of misses and noncompletely overlapped prefetches. Therefore, the benefit achievable with a prefetching strategy able to nullify almost all misses while at the same time overlapping prefetches will accordingly be higher. Since the ratio between memory and cache access times is increasing with current technologies, large miss penalties are expected to become common.
In all the previous tests the miss penalty considered was . Now, let us suppose we modify the architecture, by incrementing the number of clocks needed to access to the lower level of hierarchy. What could happen if the memory miss penalty increases? Considering the memory access delay time, not only the miss costs but also prefetching costs will increase. Moreover, this increase is not proportional, since the number of noncompletely overlapped prefetches changes, together with the amount of fraction overlapped. We report the simulations provided for the decoder with different miss penalties. Results with other programs of the benchmark are similar and are omitted for brevity. Fig. 8(a) shows the MADT efficiency for on a 32KB 32B cache with , 16, 24 and . With the assumption previously introduced of , the efficiency of neighbor methods was higher than that of all standard techniques (see Fig. 5 ). Increasing the time latency, the prefetching efficiency varies differently for each method: in particular the SPT technique is very sensitive to this change, while OBL is almost insensitive: when SPT exhibits an efficiency of 59.7% only with respect to 62.14% of OBL. Nevertheless, efficiency of neighbor techniques remains close to 100%; in particular, the eight-step neighbor prefetching has an efficiency of 97.42% with and 97.3% with . Results for the speedup on the overall memory access time (MAT) are even more significant. Fig. 8(b) reports the MAT speedup for for the same 32KB 32B cache with , 16, 24, and 32 . The speedup achievable with OBL and SPT prefetching grows modestly with the miss penalty, proving that the noneliminated misses and non-overlapped prefetches heavily limit prefetching performance. Instead, the speedup obtained with neighbor-based prefetching techniques grows linearly with the miss penalty, exceeding 110% for a miss penalty of and 140% for a miss penalty of . This means that the memory access time can be more than halved by neighbor prefetching for these configurations.
VII. CONCLUSION
This paper has presented a detailed performance analysis of different cache prefetching techniques on a multimedia benchmark. The benchmark consists of a set of standard image and video decompression programs (JPEG, MPEG-2, MPEG-4) and some common image processing programs characterized by different memory access schemes to 2-D data, including both raster-scan and data-dependent accesses.
We proposed two new techniques of cache prefetching, namely first-reference and eight-step neighbor prefetching, whose results outperform standard techniques both in terms of miss rate and memory access delay time. The most important results can be summarized as follows.
1) Prefetching should be adopted by multimedia oriented processors since all programs working on images and video have a high initial miss rate, and misses are essentially of compulsory type. All prefetching methods improve performance considerably.
2) The standard One-Block Lookahead prefetching technique that exploits classic (1-D) spatial locality is interesting for raster-scan programs but is not particularly efficient for programs working on macroblocks such as MPEG-2 and MPEG-4. 3) Stride-based techniques (such as the Stride Prediction Table) achieve better results in terms of eliminated misses, but if a time analysis is performed by taking into account also the cost of prefetching, it shows limited efficiency (81-83% for MPEG-2 and 75% for MPEG-4 with the reference cache architecture). Moreover, the SPT technique decreases its performance as the latency time increases (see Section VI). 4) The new prefetching techniques proposed in this paper, namely the neighbor and the eight-step neighbor prefetching, show high efficiency both in terms of miss rate and memory access delay time, and an impressive speedup of the overall memory access time. They outperform the other techniques in the test provided on the multimedia workload. On average, the eight-step neighbor performs slightly better than first-reference neighbor, thanks to a better distribution of the prefetching activity. 5) A specific consideration must be addressed regarding the MPEG-4 program. MPEG-4 decoding exhibits a significant miss rate (about 5% in the reference 2-D cache) since it is characterized by a data access sequence which is not well caught by standard caches. With this workload, neighbor techniques are very interesting: for instance, with a two-way set-associative 32 KB cache with 32 bytes/line, the miss rate becomes about 0.11-0.14% and the speedup in the average memory access time ranges from 35% to 140% assuming increasing miss penalty. 6) A detailed analysis of implementation costs was out of the scope of the present paper. However, the area and power costs of a split data cache can be considered in first approximation proportional to its size. In this paper, results were reported with a reference cache size of 32 KB which is fairly large and correspondingly costly, but results seem to be very good also for smaller sizes such as for instance 8 KB, as shown in Fig. 7 (b) Therefore, the technique could be used even for small caches which imply far more limited implementation costs. These results qualify neighbor prefetching as an effective solution for prefetching of 2-D data such as images and videos processed in the most common multimedia applications.
